UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No. 03226.049001

Total Pages in this Submission

PTO

TO THE ASSISTANT COMMISSIONER FOR PATENTS

Box Patent Application Washington, D.C. 20231

Transmitted herewith for filing under 35 U.S.C. 11	1(a) and 37 C.F.R. 1.53(b) is a new utility patent application for an
invention entitled:	71 11

					IRCUIT DESI	GN A	AND SIGNAL I	ENCODING FO	R VERTICAL THREADING	u.s. PTO 716545
an	d inv	ent	ed by	y:						262
	Gaje	ndr	a P.	SINGH, J	oseph I. CHA	MDA	NI, Renu RAM	AN and Rabin A	A. SUGUMAR	ja
lf.	a CC	TNC	INU	ATION A	PPLICATION,	che	ck appropriate	box and supply	the requisite information:	
\/*	Chich			tion 🗆	Divisional		Continuation	n-in-part (CIP)	of prior application No.:	1 W.
	C	ont	inua	tion 🔲	Divisional		Continuation	n-in-part (CIP)	of prior application No.:	
W	hich C		: inua	tion 🗆	Divisional		Continuation	n-in-part (CIP)	of prior application No.:	
10										
2 = 2	clos	ed a	are:				Annlication	on Elements		
	1.	×	Filir	ng fee as	calculated an	d trar	nsmitted as des			
; = 1 ; = 1	2.	×	Spe	ecification	having		21	pages and in	cluding the following:	
		a.	×	Descrip	tive Title of the	e Inve	ention			
		b.		Cross R	deferences to	Relat	ed Applications	s (if applicable)		
		C.		Stateme	ent Regarding	Fede	erally-sponsore	d Research/Dev	/elopment (if applicable)	
		d.					pendix <i>(if appl</i>		, , , , ,	
		e.	×	Backgro	ound of the Inv	entio	n			
		f.	X	Brief Su	mmary of the	Inver	ntion			
		g.	×	Brief De	scription of the	e Dra	wings (<i>if drawi</i>	ings filed)		
		h.	X	Detailed	Description					
		i.	X	Claim(s)	as Classified	Belo	w			
		j.	X	Abstract	of the Disclos	ure				

UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No. 03226.049001

Total Pages in this Submission

Application Elements (Continued)

3.	X	Dra	Drawing(s) (when necessary as prescribed by 35 USC 113)		
	a.	X	Formal	Number of Sheets5	
	b.		Informal	Number of Sheets	
4.	X	Oat	h or Declaration		
	a.	X	Newly executed (or	iginal or copy)	
	b.		Copy from a prior a	pplication (37 CFR 1.63(d)) (for continuation/divisional application only)	
	c.	X	With Power of Attor	ney	
# # <u>5</u> # 5	d.		DELETION OF INV Signed statement a see 37 C.F.R. 1.63	ttached deleting inventor(s) named in the prior application,	
5.		The Box	entire disclosure of	nce (usable if Box 4b is checked) the prior application, from which a copy of the oath or declaration is supplied under as being part of the disclosure of the accompanying application and is hereby e therein.	
6.		Con	nputer Program in M	crofiche (Appendix)	
7.		Nuc	leotide and/or Amino	Acid Sequence Submission (if applicable, all must be included)	
leda Pull	a.		Paper Copy		
	b.		Computer Readable	e Copy (identical to computer copy)	
: = 1 : = 1	C.		Statement Verifying	Identical Paper and Computer Readable Copy	
				Accompanying Application Parts	
8.	X	Assi	ignment Papers <i>(cov</i>	er sheet & document(s))	
9.		37 C	CFR 3.73(B) Stateme	ent (when there is an assignee)	
10.		Engl	lish Translation Docu	ment (if applicable)	
11.		Infor	mation Disclosure S	tatement/PTO-1449	
12.		Preli	iminary Amendment		
13.	X	Ackr	nowledgment postca	rd	
14.	×	Cert	ificate of Mailing		
			First Class 🗵 E	xpress Mail (Specify Label No.): El521607228US	

UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No. 03226.049001

Total Pages in this Submission

	Accompanying Application Parts (Continued)
15.	Certified Copy of Priority Document(s) (if foreign priority is claimed)
16.	Additional Enclosures (please identify below):
	Request That Application Not Be Published Pursuant To 35 U.S.C. 122(b)(2)
7	Pursuant to 35 U.S.C. 122(b)(2), Applicant hereby requests that this patent application not be published pursuant to 35 U.S.C. 122(b)(1). Applicant hereby certifies that the invention disclosed in this application has not and will not be the subject of an application filed in another country, or under a multilateral international agreement, that requires publication of applications 18 months after filing of the application.
22 22 23 24 25	Warning
on and an array production of the control of the co	An applicant who makes a request not to publish, but who subsequently files in a foreign country or under a multilateral international agreement specified in 35 U.S.C. 122(b)(2)(B)(i), must notify the Director of such filing not later than 45 days after the date of the filing of such foreign or international application. A failure of the applicant to provide such notice within the prescribed period shall result in the application being regarded as abandoned, unless it is shown to the satisfaction of the Director that the delay in submitting the notice was unintentional.

UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No. 03226.049001

Total Pages in this Submission

Fee Calculation and Transmittal

		CLAIMS	AS FILED		
For	#Filed	#Allowed	#Extra	Rate	Fee
Total Claims	41	- 20 =	21	× \$18.00	\$378.00
ndep. Claims	3	- 3 =	0	× \$80.00	\$0.00
Multiple Dependent C	laims (check	if applicable)			\$0.00
= = = = = = = = = = = = = = = = = = =				BASIC F	FEE \$710.00
OTHER FEE (specify	/ purpose)		Assignr	nent	\$40.00
2 2 1				TOTAL FILING F	FEE \$1,128.00
☑ Credit any☑ Charge and☐ Charge the	-	ng fees required i in 37 C.F.R. 1.18		R. 1.16 and 1.17.	
Dated: (() Do(OV			RO 700	Signature nathan P. Osha, Reg. No. 33,98 SENTHAL & OSHA L.L.P. Louisiana, Suite 4550 uston, TX 77002	86
oc:				ephone: 713/228-8600 simile: 713/228-8778	

Page 4 of 4

APPLICATION

FOR

UNITED STATES LETTERS PATENT

TITLE: THREAD SWITCH CIRCUIT DESIGN AND

SIGNAL ENCODING FOR VERTICAL

THREADING

APPLICANT: Gajendra P. SINGH

Joseph I. CHAMDANI

Renu RAMAN

Rabin A. SUGUMAR



PATENT TRADEMARK OFFICE

"EXPRESS MAIL" Mailing Label Number: EL521607228US

Date of Deposit: November 20, 2000

10

15

20

THREAD SWITCH CIRCUIT DESIGN AND SIGNAL ENCODING FOR VERTICAL THREADING

BACKGROUND OF THE INVENTION

A modern computer system comprises a microprocessor, memory, and peripheral computer resources, i.e., monitor, keyboard, software programs, etc. The microprocessor comprises arithmetic, logic, and control circuitry that interpret and execute instructions from a computer program. Figure 1 shows a prior art diagram of an example of a computer's microprocessor (20) that has, among other components, a central processing unit ("CPU") (22), a memory controller (24), also known as a load/store unit, and on-board, or level 1, cache memory (26). The microprocessor (20) is connected to external, or level 2, cache memory (28), and the processor is also connected to the main memory (30) of the computer system. Cache memory is a region of fast memory that holds copies of data.

One goal of the computer system is to execute instructions provided by the computer's users and software programs. The execution of instructions is carried out by the CPU (22). Data needed by the CPU (22) to carry out an instruction are fetched by the memory controller (24) and loaded into the internal registers (32) of the CPU (22). Upon command from the CPU (22), the memory controller searches for data first in the fast on-board cache memory (26), then in the slower external cache memory (28), and if those searches turn out unsuccessful, then the memory controller (24) retrieves the data from the slowest form of memory, the main memory (30).

The time between a CPU request for data and when the data is retrieved and available for use by the CPU is referred to as the "latency" of the system. If requested data is found in cache memory, i.e., a data "hit" occurs, then the requested data can be accessed at the speed of the cache memory and the overall

10

15

20

25

latency of the system is decreased. On the other hand, if requested data is not found in the cache memory, i.e., a data "miss" occurs, then the data must be retrieved from the relatively slow main memory, and the overall latency of the system in increased.

Because the CPU runs at significantly greater speeds than either cache memory or main memory, a significant portion of the CPU's time is spent waiting for data to be retrieved from one of the various forms of memory. In order to combat this performance-inhibiting phenomenon, various techniques have been employed to increase computing performance and efficiency. For example, many processors now incorporate superscalar architecture. Superscalar processors allow the simultaneous execution of multiple instructions. Additionally, processors now fetch multiple instructions, via an instruction fetch unit and an instruction scheduler, instead of executing one instruction and waiting for the next instruction to be fetched. A program sequence of instructions is referred to as a "process thread."

Another technique that has been employed to increase computer performance involves combining multiple processors into a single system. Each processor is capable of executing a particular sequence of instructions in a program or program segment. This technique is often referred to as "horizontal" multi-threading.

An alternative processor performance enhancing technique is "vertical" multi-threading. Vertical multi-threading is a technique in which a single processing pathway, known as a "pipeline," is used by more than one process thread. A capacity for vertical multi-threading exists because a process thread is not always actively executing. A process may be in a wait state awaiting either data or an event, such as a trap or interrupt. Because some applications have frequent cache misses, which result in heavy clock penalties, i.e., increased

10

15

20

25

latency, a most desirable condition is that a second process thread should utilize the processor while a first process thread is waiting for the arrival of data or an event.

For example, in data processing applications with frequent cache misses, data is accessed through a secondary memory storage structure, often the main memory, resulting in heavy clock penalties, i.e., higher latency. During data accessing delays, a beneficial usage of the pipeline is to allow a second process thread to execute. The second process thread can take over the idle pipeline by saving all useful states of the first process thread in some location and assigning new states to the new process thread. When the second process thread becomes idle and the first process thread returns to processing, saved states are returned to the pipeline and the pipeline resumes its execution of the first process thread.

Vertical multi-threading requires that states for the first process thread be saved in some location before execution of the second process thread. Additionally, states for the second process thread must be saved in some location before returning to the execution of the first process thread.

A vertical multi-threading processor includes one or more execution pipelines that are formed from a plurality of multiple-bit flip-flops (discussed below). The flip-flops contain multiple storage bits. These individual bits of the flip-flops store data for one of the many process threads that are in a pipeline at any given time. When an executing process thread halts due to a stall condition, such as a cache miss, an active bit of the multiple-bit flip-flop at that stage is correspondingly stalled, removed from activity on the pipeline, and a previously inactive bit becomes active for executing a previously inactive process thread. Vertical multi-threading is thus attained by inserting multiple-bit flip-flops at sequential stages in a pipeline.

Referring to Figure 2, a prior art multiple-bit flip-flop is shown. The

10

15

20

25

multiple-bit flip-flop (34) is an integrated circuit device that has two representative blocks: a header block (also known as the driver block) (36) and a data storage block (38). The header block (36) is coupled to the data storage block (38) and it drives, i.e., controls, the flip-flop block (38). The data storage block (38) comprises a plurality of storage elements that hold data for multiple process threads.

The input signals to the header block (36) include a clock ("L4CLK") signal, a scan enable ("SE") signal, and a clock enable ("CE") signal. The header block (36) outputs a scan clock ("SCLK") signal, an inverse scan clock ("SCLK_L") signal, a pulse clock ("PCLK") signal, and an inverse pulse clock ("PCLK_L") signal. The output signals from the header block (36) serve as inputs to the data storage block (38) in addition to a data ("DATA") and scan chain in ("SI") signal which come from circuitry external to the multiple-bit flip-flop (34).

L4CLK is a timing signal that is generated from a CPU clock frequency. L4CLK is provided to be used as a time basis for the header block (36) in generating different timing signals to the data storage block (38). SE, the scan enable signal, is used by the header block (36) to determine when the multiple-bit flip-flop (34) should enter into a scan mode. The scan mode is necessary when the contents of the data within the data storage block (38) need to be scanned. When SE is asserted, the header block (36) pulses SCLK and SCLK_L to indicate to the data storage block (38) to select the SI input and scan data using SCLK and SCLK_L as time references.

CE, the clock enable signal, is used by the header block (36) to determine when the multiple-bit flip-flop (34) should operate in normal (non-scan) mode. When CE is asserted, the header block (36) pulses the PCLK and PCLK_L to indicate to the data storage block (38) to select the DATA input and input data

10

15

20

25

using PCLK and PCLK_L as time references. The above discussion regarding the scan mode and normal mode operations of the multiple-bit flip-flop (34) indicates that SE and CE are mutually exclusive and that only one can be asserted at any given time.

In order to facilitate vertical multi-threading using the multiple-bit flip-flop (34) with the discussed header block (36) and data storage block (38), a mechanism is needed to convey to the stages of the processor when to switch from one process thread to another process thread. The header block (36) comprises circuitry that is capable of driving a storage element in the data storage block (38) when selected by a switch while data in one or more storage elements that are not selected by the switch are held in their respective storage elements. This switch signal is generated by a state machine that is routed to different stages of the processor. Consequently, the signal for process thread switching is hard-wired into the CPU. Hard-wiring an additional signal into the CPU requires that the layout of the existing CPU be modified to accommodate the additional signal wire (or connection).

SUMMARY OF THE INVENTION

In one aspect, the present invention relates to a method for implementing vertical multi-threading in a processor pipeline without significant architectural modifications to the pipeline. The vertical threading scheme uses multiple-bit flip-flops that require a thread switch signal in order to switch process threads as required by the vertical threading scheme. Because the multiple-bit flip-flops must be present at every stage in a pipeline, the invention by not requiring the implementation of additional signal wires external to the multiple-bit flip-flops, minimizes the amount of redesigning of processor architecture needed to implement vertical multi-threading.

10

15

20

25

In another aspect, the present invention relates to a method for increasing processor performance. By minimizing the amount of redesigning needed to implement vertical multi-threading, the invention encourages the implementation of vertical multi-threading, and therefore, the processor can execute more instructions in parallel and spend less time idle waiting for process thread dependencies. In effect, vertical threading increases process thread execution efficiency.

According to another aspect, the present invention relates to a method for combining multiple functionalities into one physical signal. The method further includes using the multi-function signal to determine what mode a multiple-bit flip-flop should operate in. The method further includes using the distinguishing characteristics of the multi-function signal to make a determination as to what function the multi-function signal serves at a given point in time in the processor pipeline.

In another aspect, the present invention relates to a method for converting an existing microprocessor without vertical threading into a processor with vertical threading with minimal changes to the existing processor.

Other aspects and advantages of the invention will be apparent from the following description and the appended claims.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a prior art illustration of a microprocessor.

Figure 2 is a block diagram of a prior art multiple-bit flip-flop.

Figure 3 is a schematic block diagram of a multiple-bit flip-flop in accordance with an embodiment of the present invention.

Figure 4 is a circuit schematic of a header block of a multiple-bit flip-flop in accordance with an embodiment of the present invention.

10

15

20

25

Figure 5 is a timing diagram of the signals involved with a multiple-bit flipflop in accordance with an embodiment of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

The present invention primarily relates to a method for using a single physical signal to denote multiple functionalities in a multiple-bit flip-flop. The multiple-bit flip-flop distinguishes between the multiple characteristics of the single physical signal to determine when operations should take place and what modes of operation should take place at a given point in time. By using a single physical wire for multiple functions, a process thread switch signal can be implemented without incorporating an additional wire into a microprocessor. Moreover, the method allows the microprocessor to achieve vertical multi-threading without redesigning the entire microprocessor.

Referring to Figure 3, a schematic block diagram of a multiple-bit flip-flop (40) is shown in accordance with one embodiment of the present invention. The figure illustrates that the multiple-bit flip-flop (40) comprises two representative blocks: a header, or clock/control, block (42) and a data storage block (44). The clock/control header block (42) supplies timing signals and process thread select/switch signals to the data storage block (44). The data storage block (44) comprises one or more storage elements (not shown). Typically, the storage elements are capable of storing data for a plurality of process threads.

Input signals to the clock/control header block (42) comprise a clock signal ("CLK"), which is a signal generated from circuitry external to the multiple-bit flip-flop (40), a multi-functioning signal ("SE_CE_L"), and a global thread identifier signal ("TID_G") that is supplied from thread select circuitry external to the multiple-bit flip-flop (40). The clock/control header block (42) generates an internal flip-flop timing pulse signal ("PCLK"), the inverse of the internal flip-

10

15

20

25

flop timing pulse signal ("PCLK_L"), a scan select signal ("SCLK"), and a local thread identifier signal ("TID").

The SCLK signal is derived internally in the clock/control header block (42) using the external CLK signal. A combined scan enable and clock enable signal, SE_CE_L, is indirectly used to determine when SCLK should be asserted (discussed below). The clock/control header block (42) asserts an internally generated, local thread identifier signal ("TID") to the data storage block (44) based on the global thread identifier signal, TID_G. The clock/control header block (42) drives one or more data storage elements in the data storage block (44) dependent upon the mode of operation the multiple-bit flip-flop (40) is in and the behavior of TID_G. Typically, the data storage block (44) comprises between 1 and 32 bistable multivibrator cells. However, those skilled in the art will appreciate that in alternative embodiments, more cells may be used.

The internal flip-flop timing pulse signal, **PCLK**, the inverse of the internal flip-flop pulse signal, **PCLK_L**, the scan select signal, **SCLK**, and the internal, local thread ID signal, **TID**, are supplied from the clock/control header block (42) to the data storage block (44).

In addition to the internal flip-flop timing pulse signal, PCLK, the inverse of the internal flip-flop pulse signal, PCLK_L, the scan select signal, SCLK, and the internal, local thread ID signal, TID, the data storage block (44) also receives a data input signal ("DATA") and a scan chain input signal ("SI") from circuitry external to the multiple-bit flip-flop (40).

A more detailed discussion regarding the functions and behaviors of the signals involved with the multiple-bit flip-flop (40) is given below with reference to Figure 5.

The present invention, by combining scan enable, clock enable, and clock disable functions into one signal wire, allows the microprocessor to be designed

10

15

20

25

without significant modifications to the processor area external to the multiple-bit flip-flop (40). Vertical multi-threading can be implemented with minimal changes to the processor with reference to area usage, number of transistors, and signal layout, because the essential process thread switch signal can be implemented using a wire that was devoted to a different function in the prior art. Therefore, an additional wire does not need to be implemented to incorporate the process thread switch function.

Referring to Figure 4, a circuit schematic is shown of the header block (42) of the multiple-bit flip-flop (40) in accordance with an exemplary embodiment of the present invention.

A clock signal, CLK, serves as an input to the header block (42). CLK is inputted into an inverter, INV_1 (100). INV_1 (100) inverts CLK, and then outputs the inverted CLK signal to a pass gate, PASS_1 (102), and a NOR gate, NOR_1 (106). PASS_1 (102) and another inverter, INV_2 (104), are used to delay a signal passing along the branch comprising PASS_1 (102) and INV_2 (104) relative to the signal passing directly from INV_1 (100) to NOR_1 (106). Additionally, INV_2 (104) outputs to an input of NOR_1 (106). NOR_1 (106) generates a pulse signal, PULSE, which is used by the circuitry in the header block (42) for operation timing references.

In an exemplary embodiment of the present invention, if CLK is initially low, then INV_1 (100) outputs high and an input to NOR_1 (106) is accordingly high since there is at least one direct signal path between INV_1 (100) and NOR_1 (106). Along the branch comprising PASS_1 (102) and INV_2 (104), PASS_1 (102) inputs the high signal from INV_1 (100) and selectively delays that high signal, i.e., generates a phase shift between the input signal to PASS_1 (102) and the output signal from PASS_1 (102). Then, INV_2 (104) inputs the signal from the output of PASS_1 (102) and inverts that signal. It follows that for this

10

15

20

25

exemplary embodiment, INV_2 (104) generates a low signal to an input of NOR 1 (106) since INV 2 (104) receives a high signal from PASS_1 (102). Next, NOR 1 (106) generates a low PULSE signal due to the fact that at least one input of NOR_1 (106) is high. In the case that CLK goes high from its initial low state, INV_1 (100) outputs a low signal and that low signal gets directly passed to NOR 1 (106). During the time interval in which the low signal from INV_1 (100) propagates to an input of NOR 1 (106) along the branch comprising PASS_1 (102) and INV_2 (104), both inputs to NOR_1 (106) are low since one input to NOR 1 (106) is low from the output of INV 1 (100) and an another input to NOR 1 (106) remains low from the time when CLK was low. During this interval in which all inputs to NOR 1 (106) are low, NOR_1 (106) generates a high PULSE signal. As the low signal from INV_1 (100) propagates through PASS_1 (102) and INV_2 (104), a high signal is generated by INV_2 (104) to an input of NOR 1 (106), wherein NOR_1 (106) then generates a low PULSE signal. In summary, when CLK goes high from a low state, PULSE goes from a low state to a high state back to a low state. In other words, PULSE is asserted high at rising edges of CLK.

The SCAN_READY_L node shown in Figure 4 is used by the header block (42) to determine when PCLK and PCLK_L should be asserted. Connected to the SCAN_READY_L node is an inverter, INV_5 (134), which inverts the value on the SCAN_READY_L node and generates SCAN_READY. The value on the SCAN_READY_L node is inputted into a NAND gate, NAND_1 (112). The value of PULSE also serves as an input to NAND_1 (112). When the value on SCAN_READY_L is high, NAND_1 (112) outputs the inverse value of PULSE. While the value on SCAN_READY_L is high and PULSE is pulsing, NAND_1 (112) generates a signal that pulses in accordance with PULSE. This pulsing signal serves as an input to a pass gate, PASS_3 (114),

10

15

20

25

and an inverter, INV_6 (116). PASS_3 (114) is used to balance the delay encountered by the pulsing signal passing through INV_6 (116) so that the inputs to the other inverters, INV_7 (115) and INV_8 (118), arrive at the same time at their respective gates. This is to ensure that PCLK and PCLK are synchronous in their behavior, i.e., when PCLK is high, PCLK_L is always low, and when PCLK is low, PCLK_L is always high. Hence, when the value on the SCAN_READY_L node is high and PULSE is pulsing, PCLK pulses and PCLK L pulses inverse to the pulse of PCLK.

When the value on the SCAN_READY_L node is low, NAND_1 (112) generates a high signal, which in effect, via PASS_3 (114) and INV_7 (115), causes PCLK to be killed, i.e., the value of PCLK is held low.

A global thread identifier signal, TID_G, serves as an input to the header block (42). TID_G is inputted into an inverter, INV_3 (136), which inverts the TID_G signal and passes it to a NMOS device, NMOS_1 (144), a PMOS device, PMOS_1 (126), a pass gate, PASS_2 (138), and to a local thread identifier output, TID. PASS_2 (138) inputs an incoming signal, selectively delays it, and outputs it to an inverter, INV_4 (140). INV_4 (140) then generates an output signal that is passed to another NMOS device, NMOS_2 (142), and a PMOS device, PMOS_2 (124).

In an exemplary embodiment of the present invention, if TID_G goes from high to low, then INV_3 (136) outputs high. When the output of INV_3 (136) is high, NMOS_1 (144) is switched on. PASS_2 (138) inputs the high signal from INV_3 (136), delays it, and then passes it to INV_4 (140). During the delay between when PASS_2 (138) inputs the high signal and outputs the delayed high signal, INV_4 (140) outputs high since it outputted high when TID_G was high. In other words, the delay generated by PASS_2 (138) causes the input of INV_4 (140) to not be immediately affected by a change in TID_G. It follows that for

10

15

20

25

the relatively brief period of time that INV_4 (140) outputs high, both NMOS_1 (144) and NMOS_2 (142) receive high inputs. When the inputs to both NMOS_1 (144) and NMOS_2 (142) are high, NMOS_1 (144) and NMOS_2 (142) are both switched on, which, in effect, causes the value on the SCAN_READY_L node to go low. More specifically, when NMOS_1 (144) and NMOS_2 (142) are both 'on', a connection is created between the ground node directly connected with NMOS_2 (142) and the SCAN_READY_L node. However, as soon as PASS_2 (138) outputs the high signal it received from INV_3 (136) to INV_4 (140), INV_4 (140) outputs a low signal and accordingly NMOS_2 (142) switches 'off' causing an open circuit to be created between the ground node connected to NMOS_2 (142) and NMOS_1 (144). In summary, when TID_G goes from high to low, SCAN_READY_L is driven low for one clock cycle, and this causes PCLK to be deactivated for one clock cycle (discussed above).

When TID_G goes from low to high, INV_3 (136) outputs a low signal to PMOS_1 (126), NMOS_1 (144), PASS_2 (138), and TID. Since INV_3 (136) outputs a low signal to NMOS_1 (144), NMOS_1 (144) is 'off.' The low signal from INV_3 (136) also serves as an input to PMOS_1 (126). This low signal causes PMOS_1 (126) to turn 'on.' While the low signal from INV_3 (136) is being delayed by PASS_2 (138), an inverter, INV_4 (140) outputs low since it has not yet been affected by the change in TID_G. The output of INV_4 (140) serves as an input to PMOS_2 (124). During the delay between when the low signal from INV_3 (136) inputs PASS_2 (138) and arrives at INV_4 (140), PMOS_2 (124) receives a low signal from INV_4 (140), which, in effect, causes PMOS_2 (124) to turn 'on.' When both PMOS_1 (126) and PMOS_2 (124) are 'on,' the input to an inverter, INV_9 (130), is driven high. INV_9 (130) then inverts the high signal and drives the value on the SCAN_READY_L node low. However, once PASS_2 (138) outputs the low signal it received from INV_3 (136), INV_4

10

15

20

25

(140) outputs a high signal, which, in effect, switches PMOS_2 (124) 'off.' When PMOS_2 (124) is switched 'off,' the input to INV_9 (130) is driven low. Then, INV_9 (130) inverts the low signal and outputs a high signal such that the value on SCAN_READY_L node is unaffected by the output of INV_9 (130). The value on the SCAN_READY_L node also serves as input to another inverter, INV_10 (132). INV_10 (132) outputs to the input of INV_9 (130). In summary, when TID_G goes from low to high, the value on the SCAN_READY_L node is driven low for one clock cycle causing PCLK to be killed for one clock cycle.

From the preceding discussion regarding TID_G, an embodiment of the present invention requires that PCLK be deactivated for one clock cycle whenever TID G toggles, i.e., goes from high to low or from high to low.

PULSE is inputted into an inverter, INV_11 (120), which, in turn, outputs to the input of another inverter, INV_12 (122). Thereupon, INV_12 (122) generates PULSE_2. When PULSE is asserted high, PULSE_2 goes high after a propagation delay due to a signal passing through INV_11 (120) and INV_12 (122). When PULSE_2 is high, an NMOS device, NMOS_3 (128) is switched 'on.' PULSE_2 is used to continuously reset the value on the SCAN_READY_L node, via INV_9 (130), to go high. Since PULSE always pulses as long as CLK is active, PULSE_2 also continuously pulses, and this causes NMOS_3 (128) to continuously turn 'on' and drive the value on the SCAN_READY_L node high. However, when TID_G toggles before PULSE_2 goes high, the value on the SCAN_READY_L node is driven low (discussed above) and PCLK is deactivated. Yet as soon as PULSE_2 goes high, the value on the SCAN_READY_L node is driven high and PCLK is reactivated.

A multi-functioning signal, **SE_CE_L**, is inputted into the header block (42). **SE_CE_L** serves as an input to a NMOS device, **NMOS_4** (146), another NMOS device, **NMOS_5** (150), and a PMOS device, **PMOS_3** (160). As soon as

10

15

20

25

SE_CE_L goes high, NMOS_4 (146) switches 'on,' and the value on the SCAN_READY_L node is driven low since there is a ground terminal connected directly to NMOS_4 (146). Correspondingly, when SCAN_READY_L is low, PCLK is deactivated. If SE_CE_L goes from high to low before the end of a cycle, then PULSE_2 will reset the value on the SCAN_READY_L node to high, and PCLK will be reactivated.

However, in the case that SE_CE_L remains high for more than one cycle, NMOS_5 (150) will be switched 'on.' When PULSE_2 goes high, another NMOS device, NMOS_6 (148), switches 'on' causing the ground terminal connected directly to NMOS_5 (150) to connect with an input to an inverter, INV_13 (162). It follows that when NMOS_5 (150) and NMOS_6 (148) are both on, INV_13 (162) will output a high value on a SCAN_MODE node. In other words, when SE_CE_L is high for more than one cycle, SCAN_MODE goes high. If and when SE_CE_L goes low, NMOS_4 (146) switches 'off' and PMOS_3 (160) switches 'on.' When PMOS_3 (160) switches 'on,' there is a direct connection between the power terminal connected to PMOS_3 (160) and the input to INV_13 (162). In this case, when the input to INV_13 (162) is high, INV_13 (162) outputs a low value on the SCAN_MODE node. Another inverter, INV_14 (164) inputs the value on the SCAN_MODE node and outputs to a node connecting PMOS 3 (160) and NMOS 6 (148).

In summary, with regard to SE_CE_L in this exemplary embodiment, when SE_CE_L is high, PCLK is deactivated. If SE_CE_L is high for less than one cycle, then PULSE_2 resets the value on the SCAN_READY_L node to high at the end of the cycle in which SE_CE_L went high and PCLK is reactivated. However, if SE_CE_L is high for more than one cycle, then SCAN_MODE goes high and remains high until SE_CE_L goes low.

The value of SCAN MODE also serves as an input to a NAND gate,

10

15

20

25

NAND_2 (108). NAND_2 (108) also inputs PULSE. If SCAN_MODE is low, then NAND_2 (108) outputs high to an inverter, INV_15 (110), which in turn inverts the low SCAN_MODE signal and generates a low SCLK signal. However, when SCAN_MODE is high, NAND_2 (108) generates a pulsing signal according to the behavior of PULSE. This pulsing signal is inverted by INV_15 (110), and INV_15 (110), in turn, generates a pulsing SCLK signal. In summary, in this exemplary embodiment, when SCAN_MODE is low, SCLK remains deactivated. However, when SCAN_MODE is high, SCLK is activated and pulse in accordance to PULSE.

Referring to Figure 5, a timing diagram of the signals involved with the header block (42) of the multiple-bit flip-flop (40) is shown in accordance with an embodiment of the present invention.

The CLK signal is the constant time reference for the header block (42). CLK is derived from the CPU clock, and the region between one rising edge in the signal to the next rising edge in the signal constitutes one complete clock cycle. The CLK signal will remain constant regardless of changes to any of the signals depicted in Figure 5.

The local **TID** signal is generated by the clock/control header block (42) using the **TID_G** signal (shown in Figure 3) to determine when a particular data storage element within the data storage block (44) should switch processes threads. The local **TID** signal, also known as the thread switch signal, is asserted through a toggle whenever the signal goes from high to low or low to high. For instance, in the exemplary embodiment of the present invention shown in Figure 5, the local **TID** signal is activated twice, meaning that this exemplary embodiment requires the particular storage element in the data storage block (44) to change process threads twice. The process thread switching in Figure 5 occurs in **cycle 2** when the local **TID** signal goes from logic low to logic high and in **cycle 4** when

10

15

20

25

TID goes from logic high to logic low.

The PCLK signal in Figure 5 represents a clock reference for the data storage block (44). PCLK is derived from the CLK signal through the clock/control header block (42). The PCLK signal has a rising edge synchronous to the rising edge of the CLK signal. PCLK is used as the clock reference when the multiple-bit flip-flop (40) is in normal mode.

The SE_CE_L signal represents the combined scan enable, clock enable, and clock disable functions. Although, SE_CE_L is implemented using one physical wire and shown in Figure 5 as one waveform, those skilled in the art will appreciate that SE_CE_L performs multiple functions (discussed below).

The SCAN_READY and SCAN_MODE signals in Figure 5 are internal signals within the clock/control header block (42) and do not get passed to the data storage block (44). These signals are entirely internal to the clock/control header block (42) and serve to distinguish what particular mode the multiple-bit flip-flop (40) should operate in. SCAN_READY serves as an intermediary signal between when SE_CE_L indicates that the multiple-bit flip-flop (40) should operate in scan mode and when the multiple-bit flip-flop (40) actually begins to operate in scan mode.

The SCLK signal in Figure 5 represents the scan select pulse. The SCLK signal pulses when SCAN_MODE goes high. In other words, once the multiple-bit flip-flop (40) is in a scan mode based on SCAN_MODE going or being high, SCLK serves as the time reference for data scan operations within the data storage block (44). Additionally, when SCAN_MODE is asserted and SCLK begins to pulse, SI is selected by the data storage block (44) and used by the data storage block (44) for its scan operations.

The clock/control header block (42) comprises circuitry which is able to distinguish between the different functionalities of SE CE L. SE CE L can

10

15

20

25

serve as a scan enable function, a clock enable function, and a clock disable function. Therefore, the behavior of the multi-functioning SE_CE_L signal must exhibit multiple functionalities that are decipherable and usable by the clock/control header block (42). Those skilled in the art will appreciate that in other embodiments, SE_CE_L, or another type of single physical signal, may be used for other functions.

The local **TID** signal, shown in the exemplary embodiment of the present invention in Figure 5, toggles, i.e., signal goes from logic high to logic low or from logic low to logic high, to indicate to the data storage block (44) that it needs to switch process threads. A toggle is recognized only if it has completed toggling before CLK goes high in a particular cycle. As shown in Figure 5, TID toggles in cycle 2 before CLK goes high. Likewise, in cycle 4, local TID toggles before CLK goes high. Furthermore, when local TID toggles, the PCLK signal is deactivated. In Figure 5, the points (50,52) represent cycles in which PCLK has been deactivated due to local TID toggles. Because the local TID toggle represents process thread switches, the PCLK must be deactivated in order to stop reading data while the data storage block (44) is switching process threads. For example, in the embodiment of the present invention shown in Figure 5, the local TID toggles (from logic low to logic high) in cycle 2. Thereafter, the PCLK signal is deactivated so that data is not read while the data storage block (44) is switching process threads. By the end of cycle 3, the data storage block (44) is ready to read data for the new process thread, and therefore PCLK goes high to indicate to the data storage block (44) that it can read in data if needed. In cycle 4, the local TID toggles again (from logic high to logic low), and thereafter PCLK is deactivated while the data storage block (44) changes process threads so that data is not read in during the process thread change. By the end of cycle 5, the data storage block (44) is ready to perform normal data operations.

10

15

20

25

The multi-functioning SE_CE_L signal, shown in Figure 5, exhibits scan enable, clock enable, and clock disable functions. The main purpose of a scan enable function, which is asserted in a scan mode, is to allow the user or user software to debug the software and/or hardware systems of the computer by allowing data and storage information to be scanned or seen. Typically, scan enable functionality is implemented so that it must be actively propagated for a plurality of CPU cycles in order to enter into the scan mode.

When the SE_CE_L signal goes high, the PCLK signal is deactivated in the cycle immediately following the cycle in which SE_CE_L goes high because when SE_CE_L goes high, this indicates to the clock/control header block (42) that the multiple-bit flip-flip (40) might enter a scan mode, and therefore, the data storage block (44) must stop using PCLK as its time reference. When SE_CE_L goes high, SCAN_READY, which is internal to the clock/control header block (42), goes high in the cycle immediately following the cycle in which SE_CE_L went high. If SE_CE_L goes low, then SCAN_READY accordingly goes low. However, when SE_CE_L goes low, SCAN_READY does not wait until the end of the cycle in which SE_CE_L went low in order to recognize the change in SE_CE_L. Once SE_CE_L goes low, SCAN_READY follows accordingly with minimal lag.

If SCAN_READY remains high at the end of the cycle in which it went high, then this indicates that SE_CE_L has remained high for more than one cycle, and therefore, SE_CE_L functions as a scan enable signal. When SCAN_READY is high at the end of the cycle in which it went high, the clock/control header block (42) circuitry asserts SCAN_MODE. The assertion of SCAN_MODE causes SCLK to begin pulsing and this indicates to the data storage block (44) that it should operate in scan mode.

To summarize, when SE CE L remains high for more than once cycle, the

10

15

20

25

SE_CE_L signal functions as a scan enable signal, and the data storage block (44) enters scan mode based using SCLK as its time reference. The assertion of SCLK is dependent upon when SCAN_MODE goes high, and SCAN_MODE is dependent upon SCAN READY, which in turn is dependent upon SE CE L.

Referring to Figure 5, the SE_CE_L signal goes high in cycle 6. In cycle 7, the cycle immediately following the cycle in which SE_CE_L went high, SCAN_READY goes high and PCLK is deactivated (54). However, SE_CE_L goes low in cycle 7, and therefore SCAN_READY follows accordingly and goes low. Therefore, SCAN_MODE is not asserted because SCAN_READY is not high at the end of the cycle in which it went high. Moreover, PCLK is reactivated at the end of cycle 7 since SE_CE_L is not high at the end of cycle 7.

SE_CE_L also goes high in cycle 8. In cycle 9, which immediately follows the cycle in which SE_CE_L went high, SCAN_READY goes high and PCLK is deactivated (56). SE_CE_L remains high at the end of cycle 9, and therefore, SCAN_READY accordingly remains high at the end of cycle 9 and PCLK remains deactivated (low) (58). At the end of cycle 9, the clock/control header block (42) recognizes that SCAN_READY remains high at the end of the cycle in which it went high, and therefore, since SE_CE_L has been high for more than one cycle, SE_CE_L functions as a scan enable signal and SCAN_MODE is asserted in cycle 10. Correspondingly, SCLK begins to pulse in cycle 10, and this drives the data storage block (44) to suspend normal operations, select SI, and operate in scan mode. At the end of cycle 10, SE_CE_L remains high, and therefore, PCLK remains deactivated, SCAN_READY remains high, and SCAN MODE and SCLK continue to be asserted.

SE_CE_L also functions as a clock enable signal. The clock enable function of SE_CE_L is an active low function, meaning that the clock enable function is asserted when the signal is low. When SE CE L is low at the rising

10

15

20

25

edge of a cycle and given that a toggle has not occurred in the previous cycle, SE_CE_L serves as a clock enable signal. The clock enable function indicates to the clock/control header block (42) to operate the multiple-bit flip-flop (40) in normal mode and provide PCLK to the data storage block (44) as its time reference for performing normal data operations.

Referring to Figure 5, SE_CE_L is low at the rising edges of cycle 1 and cycle 2, and therefore, it operates as a clock enable signal and PCLK is asserted in cycle 1 and cycle 2. At the rising edge of cycle 3, PCLK is deactivated (50) due to the TID toggle in cycle 2 (discussed above). At the rising edge of cycle 4, PCLK is asserted due to SE_CE_L being low and TID not toggling in cycle 3., Although, SE_CE_L is low at the rising edge of cycle 5, PCLK is deactivated (52) due to the TID toggle in cycle 4. At the rising edge of cycle 6, SE_CE_L is low, and because there is no TID toggle in the previous cycle, PCLK is asserted.

At the rising edge of cycle 7, SE_CE_L is high, and accordingly, PCLK is deactivated. In cycle 7, SE_CE_L goes low. Because SE_CE_L is high for less than one complete cycle, SE_CE_L does not serve as a scan enable signal. Instead, when SE_CE_L pulses high for less than one cycle, SE_CE_L functions as a clock disable function since it deactivates PCLK for one cycle. The clock disable function allows for the deactivation of PCLK for one cycle in order to perform flip-flop alignment operations.

One advantage of the present invention is that SE_CE_L can function as one of a plurality of signals. SE_CE_L, which is one physical signal, is capable of functioning as multiple signals. Because SE_CE_L is used as a multifunctioning signal, additional signal wires do not to be designated for the signals that are represented by SE_CE_L.

Another advantage is that vertical multi-threading, which requires a thread switch control signal, can be implemented within a microprocessor without

10

15

20

additional wires. This results from the fact that because SE_CE_L is used for multiple functions, the thread switch control signal can use a pre-existing signal wire which was previously used as a signal that is now represented using SE_CE_L. This is desirable because if additional signal wires need to be implemented in the microprocessor, the circuitry of the entire microprocessor must be taken out and redesigned.

Another advantage of the present invention is that the circuitry within the clock/control header block (discussed above) takes up an equal or lesser amount of space than a clock/control header block which does not have the capability of using the multi-functioning signal.

Another advantage of the present invention is that it encourages vertical multi-threading, and, in effect, promotes increased processor performance. Because the multiple-bit flip-flops require no additional signals from the processor, a plurality of multiple-bit flip-flops can be placed at every stage of a processor pathway. As mentioned above, the multiple-bit flip-flops allow for efficient vertical multi-threading, and therefore increase processor throughput.

While the invention has been described with respect to a limited number of embodiments, those skilled in the art will appreciate that other embodiments can be devised which do not depart from the scope of the invention as disclosed herein. Accordingly, the scope of the invention should be limited only by the attached claims.

CLAIMS

What is claimed is:

1	1.	A system for implementing vertical threading in a processor, comprising:
2		a header block that receives a multi-function signal and generates a
3		plurality of signals using the multi-function signal; and
4		a data storage block that is responsive to the plurality of signals
5		generated by the header block.
1	2.	The system of claim 1, wherein the header block comprises header circuitry
2		which distinguishes between different functionalities exhibited by the
3		multi-function signal.
1	3.	The system of claim 1, wherein the multi-function signal comprises a scan
2		enable function, a clock enable function, and a clock disable function.
1	4.	The system of claim 1, wherein the header block receives signals in
2		addition to the multi-function signal.
1	5.	The system of claim 4, wherein the additional signals received by the
2		header block comprise a clock input signal and a global thread identifier
3		signal.
1	6.	The system of claim 5, wherein the global thread identifier signal is used by
2		the processor to selectively indicate to the header block that the data storage

block needs to switch process threads.

- 1 7. The system of claim 5, wherein the clock input signal is generated by the
- 2 processor and is used by the header block to determine time references for
- 3 operations in the header block.
- 1 8. The system of claim 1, wherein the plurality of signals generated by the
- 2 header block comprise an external pulse signal, an inverted external pulse
- signal, a scan clock signal, and a local thread identifier signal.
- 1 9. The system of claim 8, wherein the external pulse signal is used by the data
- 2 storage block as a time reference for operations in a normal mode.
- 1 10. The system of claim 8, wherein the inverted external pulse signal is an
- 2 inverse of the external pulse signal, and wherein the inverted external pulse
- 3 signal is used by the data storage block to facilitate operations in a normal
- 4 mode.
- 1 11. The system of claim 8, wherein the scan clock signal is used by the data
- 2 storage block as a time reference for operations in a scan mode.
- 1 12. The system of claim 8, wherein the local thread identifier signal is
- 2 generated by the header block using a global thread identifier signal.
- 1 13. The system of claim 1, wherein the data storage block receives the plurality
- 2 of signals generated by the header block, and wherein the header block and
- 3 the data storage block are part of a multiple-bit flip-flop, and wherein the
- 4 multiple-bit flip-flop is used in a processor pipeline.

2	14.	plurality of multiple-bit flip-flops.
1	15.	The system of claim 1, wherein the data storage block comprises at least
2		one data storage element that is capable of storing data for a plurality of
3		process threads.
1	16.	The system of claim 1, wherein the header block controls a plurality of
2		modes in which the data storage block may operate, and wherein the multi-
3		function signal comprises additional functions.
1	17.	A method for implementing vertical threading, comprising:
2		receiving a multi-function signal in a header block;
3		determining which function the multi-function signal serves;
4		generating signals within and from the header block according to the
5		determination; and
6		operating a multiple-bit flip-flop in one of a plurality of operation
7		modes dependent upon the determination of which function
8		the multi-function signal serves.
1	18.	The method of claim 17, wherein the multi-function signal can serve as a
2		scan enable function, a clock enable function, and a clock disable function.
1	19.	The method of claim 17, wherein the signals generated from the header
2		block are received by a data storage block.

1	20.	The method of claim 19, wherein the data storage block operates in one of
2		the plurality of operation modes dependent upon the signals generated from
3		the header block.
1	21.	The method of claim 17, wherein the determination of which mode to
2		operate the multiple-bit flip-flop comprises:
3		distinguishing between multiple characteristics of the multi-function
4		signal;
5		using the multi-function signal to generate intermediary signals; and
6		using the intermediary signals to determine when the multiple-bit
7		flip-flop should go into or remain in one of the plurality of
8		operation modes.
1	22.	The method of claim 21, wherein the intermediary signals are internal to
2		the header block, and wherein the plurality of operation modes comprise a
3		normal mode and a scan mode.
1	23.	The method of claim 18, wherein the determination that the multi-function
2		signal serves as the scan enable function indicates that the multiple-bit flip-
3		flop should operate in a scan mode, and wherein the determination that the
4		multi-function signal serves as the clock enable function indicates that the
5		multiple-bit flip-flop should operate in a normal mode.
1	24.	The method of claim 18, wherein the determination that the multi-function
2		signal serves as the clock disable function indicates that the multiple-bit
3		flip-flop should temporarily suspend normal mode data operations for
4		alignment purposes.

1	25.	The method of claim 17, further comprising:
2		inputting a first clock signal;
3		inputting the multi-function signal;
4		inputting a global thread identifier signal; and
5		selectively generating an external pulse signal, a scan clock signal,
6		and a local thread identifier signal dependent upon the
7		behavior of the pulse signal, the multi-function signal, and the
8		global thread identifier signal.
1	26.	The method of claim 25, further comprising:
2		generating an internal pulse signal using the first clock signal; and
3		using the internal pulse signal to activate the external pulse signal
4		when the multi-function signal serves as a clock enable
5		function.
1	27.	The method of claim 25, further comprising:
2		deactivating the external pulse signal when the multi-function signal
3		begins to serve as a scan enable function.
1	28.	The method of claim 25, further comprising:
2		activating the external pulse signal at an end of a clock cycle in
3		which the multi-function signal begins to serve as a scan
4		enable function when the multi-function signal begins to
5		serve as a clock enable function before the end of the clock
6		cycle.
1	29	The method of claim 25 further comprising:

2		deactivating the external pulse signal when the multi-function signal
3		serves as a scan enable function for more than one clock
4		cycle.
4	20	
1	30.	The method of claim 27, wherein the multiple-bit flip-flop operates in a
2		scan mode when the multi-function signal serves as the scan enable
3		function for more than one cycle.
1	31.	The method of claim 30, further comprising:
2		activating the scan clock signal when the multiple-bit flip flop is in
3		the scan mode.
1	32.	The method of claim 25, further comprising:
2	32.	deactivating the external pulse signal when the global thread
3		identifier signal toggles;
4		selectively generating the local thread identifier signal when the
5		global thread identifier signal toggles; and
6		activating the external pulse signal at an end of a clock cycle in
7		which the global thread identifier signal toggled.
1	33.	The method of claim 25, wherein the external pulse signal, the scan clock
2		signal, and the local thread identifier signal are received by the data storage
3		block, and wherein additional signals are selectively generated to the data
4		storage block.
1	2.4	The method of claim 25 wherein the multiple hit flin flor energies in a
1	34.	The method of claim 25, wherein the multiple-bit flip-flop operates in a
2		normal mode when the external pulse signal is activated.

I	<i>3</i> 3.	The method of claim 17, further comprising:
2		converting an existing processor without vertical threading into a
3		processor with vertical threading without changing an
4		architectural layout of the existing processor.
1	36.	An apparatus for implementing a vertical threading scheme, comprising:
2		means for inputting a clock signal;
3		means for inputting a multi-function signal;
4		means for inputting a global thread identifier signal;
5		means for distinguishing between different functionalities of the
6		multi-function signal to determine which of a plurality of
7		functions the multi-function serves; and
8		means for generating a plurality of signals based on the
9		determination of which of the plurality of functions the multi-
10		function serves, the clock signal, and the global thread
11		identifier signal.
1	37.	The apparatus of claim 36, wherein the plurality of signals comprises an
2		external pulse signal, an inverted external pulse signal, a scan clock signal,
3		and a local thread identifier signal.
1	38.	The apparatus of claim 37, further comprising:
2		means for generating an internal pulse signal based on the behavior
3		of the clock signal;
4		means for using the internal pulse signal as a time reference for
5		operations;

6		means for using the internal pulse signal to generate the external
7		pulse signal; and
8		means for using the internal pulse to generate the inverted external
9		pulse signal.
1	39.	The apparatus of claim 37, further comprising:
2		means for deactivating the external pulse signal when the global
3		thread identifier signal toggles;
4		means for reactivating the external pulse signal at an end of a cycle
5		in which the global thread identifier signal toggled; and
6		means for using the global thread identifier signal to generate the
7		local thread identifier signal.
1	40.	The apparatus of claim 37, further comprising:
2		means for deactivating the external pulse signal when the multi-
3		function signal begins to serve as a scan enable function;
4		means for reactivating the external pulse signal dependent upon
5		whether the multi-function signal stopped serving as a scan
6		enable function before an end of a clock cycle in which the
7		multi-function signal began serving as the scan enable
8		function; and
9		means for activating a scan clock signal when the multi-function
10		signal serves as the scan enable function for more than one
11		clock cycle.

41. The apparatus of claim 36, further comprising:

n	neans for activating an internal scan ready signal at a beginning of a
	clock cycle immediately following a previous clock cycle in
	which the multi-function signal began serving as a scan
	enable function; and
n	neans for deactivating the internal scan ready signal when the multi-
	function signal stops serving as the scan enable function.

10

15

THREAD SWITCH CIRCUIT DESIGN AND SIGNAL ENCODING FOR VERTICAL THREADING

ABSTRACT

A method and apparatus for implementing vertical multi-threading in a microprocessor without implementing additional signal wires in the processor has been developed. The method uses a pre-existing signal to serve as a multifunction signal such that the multi-function signal can be used for clock enable, clock disable, and scan enable functions. The single multi-function signal exhibits multiple functionalities as needed by a flip-flop to operate in a plurality of modes. The method allows for the use of a pre-existing signal wire to be used as a process thread switch signal that would otherwise have to be explicitly hard-wired in the The method further includes allowing absence of the multi-functioning signal. multiple-bit flip-flops to be placed at sequential stages in a pipeline in order to facilitate vertical multi-threading and, in effect, increase processor performance. The apparatus provides means for distinguishing between specific characteristics exhibited by the multi-function signal. The apparatus further provides means for generating intermediary signals within a control block and then generating output signals to a data storage block. The apparatus also involves generating timing signals to a plurality of flip-flops dependent upon the behavior of the multifunction signal.




Figure 1 (Prior Art)

FIGURE 2 (prior art)




FIGURE 3




Figure 4




Figure 5

Docket No. P5243/03226.049001

Declaration For Patent Application

English Language Declaration



As a below named inventor, I hereby declare that:

PATENT TRADEMARK OFFICE

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for

which a patent is sought on	the invention entitled		
THREAD SWITCH CIRCUIT D	ESIGN AND SIGNAL ENCO	DDING FOR VERTICAL THRI	EADING
the specification of which			
(check one)			
is attached hereto.			
u was filed on	as U	Inited States Application No	o. or PCT International
Application Number			
and was amended on			
		(if applicable)	
I hereby state that I have re including the claims, as ame	eviewed and understand ended by any amendmen	the contents of the above ntreferred to above.	identified specification,
I acknowledge the duty to known to me to be material 1.56.	disclose to the United S to patentability as define	States Patent and Trademand in Title 37, Code of Fede	rk Office all information ral Regulations, Section
I hereby claim foreign price Section 365(b) of any foreign PCT International application below and have also identificate or PC on which priority is claimed.	gn application(s) for pate n which designated at le tified below, by checki r International applicatio	nt or inventor's certificate, on ast one country other than ng the box, any foreign a	or Section 365(a) of any the United States, listed pplication for patent or
Prior Foreign Application(s)			Priority Not Claimed
(Number)	(Country)	(Day/Month/Year Filed)	_ _
(Number)	(Country)	(Day/Month/Year Filed)	
(Number)	(Country)	(Day/Month/Year Filed)	

Form PTO-SE-01 (8-95) (Modified)

PD2A/REVOZ

Patant and Trademark Office-U.S. DEPARTMENT OF COMMERCE

(Application Serial No.)	(Filing Date)	
(Application Serial No.)	(Filling Date)	
(Application Serial No.)	(Filing Date)	
5(c) of any PCT International as subject matter of each of the comment of the com	pplication designating the Unite claims of this application is not one manner provided by the first provided in Title 3 atentability as defined in Title 3	d States, listed below and, insofar a lisclosed in the prior United States of aragraph of 35 U.S.C. Section 112, and Trademark Office all information 37, CFR Section 1.56 which became
5(c) of any PCT International as subject matter of each of the country to the first international application in the knowledge the duty to disclose own to me to be material to particular between the filing date of	pplication designating the Unite claims of this application is not one manner provided by the first provided in Title 3 atentability as defined in Title 3	nited States application(s), or Section d States, listed below and, insofar a disclosed in the prior United States of aragraph of 35 U.S.C. Section 112, and Trademark Office all informations, CFR Section 1.56 which became ational or PCT International filing data (Status) (patented, pending, abandoned)
5(c) of any PCT International as subject matter of each of the extended that the subject matter of each of the extended to the subject of the	application designating the Uniter claims of this application is not one manner provided by the first provided by the first provided by the first provided by the Datent and the Datentability as defined in Title 3 of the prior application and the national contents and the management of the prior application and the management of the Datentability as defined in Title 3 of the prior application and the national contents are the Datentability as defined in Title 3 of the prior application and the national contents are the Datentability as defined in Title 3 of the Datentability as	d States, listed below and, insofar a lisclosed in the prior United States of aragraph of 35 U.S.C. Section 112, and Trademark Office all information 37, CFR Section 1.56 which became ational or PCT International filing data

Full name of sole or first Inventor	
Gajendra P. SINGH	
Sole or first inventor's signature	Date
_ Sweller Hard Sind	KOV09, 2000
Residence	NUV 11 0000
1045 W. Washington Avenue, #9, Sunnyvale, CA 94086	
Citzenshi	
India	
Post Office 1045 W. Washington Avenue, #9, Sunnyvale, CA 94086	
-ull name of second inventor, if any	
Joseph I. CHAMDANI	
Second inventor's	
· · · · · · · · · · · · · · · · · · ·	Date
Residence	
51 Manly Court, Santa Clara, CA 95051	
Citizenshi	
ndonesia	
ost Office	
51 Manly Court, Santa Clara, CA 95051	
ull name of third inventor, if any tenu RAMAN	
Renu RAMAN	
lenu RAMAN	Date
tenu RAMAN hird inventor's signature	Date
tenu RAMAN hird inventor's signature	Date
tenu RAMAN hird inventor's signature esidence	Date
tenu RAMAN hird inventor's signature esidence	Date
tenu RAMAN hird inventor's signature esidence ilizenshi SA	Date
tenu RAMAN hird inventor's signature esidence itizenshi SA	Date
tenu RAMAN hird inventor's signature esidence ilizenshi SA	Date
tenu RAMAN hird inventor's signature esidence ilizenshi SA	Date
tenu RAMAN hird inventor's signature esidence itizenshi SA	Date
Renu RAMAN hird inventor's signature esidence ilizenshi ISA ost Office	Date
Renu RAMAN Third inventor's signature Residence Residence Residence Residence Residence Residence Residence Residence Residence	Date
Renu RAMAN hird inventor's signature lesidence litizenshi ISA ost Office all name of fourth inventor, if any sebin A, SUGUMAR	Date
Renu RAMAN Third inventor's signature Residence Sitizenshi USA Dost Office Will name of fourth inventor, if any abin A. SUGUMAR Durth inventor's signature	Date
Residence Citizenshi USA Post Office will name of fourth inventor, if any abin A. SUGUMAR Durth Inventor's signature esidence 44 Louise Drive, Sunnyvale, CA 94087	
Full name of third inventor, if any Renu RAMAN Third inventor's signature Residence Citizenshi JSA Post Office uil name of fourth inventor, if any tabin A. SUGUMAR ourth inventor's signature esidence 44 Louise Drive, Sunnyvale, CA 94087 litzenshi idia	
Residence Citizenshi JSA Post Office ull name of fourth inventor, if any tabin A. SUGUMAR purth inventor's signature esidence 44 Louise Drive, Sunnyvale, CA 94087	

Form PTO-F8-110 (8-83) (Modified)

Patent and Trademark Office-U.S. DEPARTMENT OF COMMERCE

FormPTO-FB-110(8-83) (Modified)

	F
Full name of sole or first inventor	
Gajendra P. SINCH	
Sole or first inventor's signature	Date
Residence	Date:
1045 W. Washington Avenue, #9, Sunnyvale, CA 94086	
Citizenshi India	
Post Office	
1045 W. Washington Avenue, #9, Sunnyvule, CA 94086	
full name of second inventor, if any	
Joseph I CHAMDANI Second inventors	
Residence	Date
Residence 351 Manly Court, Santa Clara, CA 95051	10/19/2000
Citizenshi Indonesia	
nuonessa -	
ost Orice 51 Manly Court, Santa Clara, CA 95051	
Ull name of third inventor, if any Renn RAMAN	
hird inventor's signature	
	Date
esidence	
itizenshi SA	
SA Office	
⊮ name of fourth inventor, if any	
ibin A. SUGUMAR	
unth inventor's signature	Date
sidence 4 Louise Drive, Sunnyvalc, CA 94087	
zenshi	
tia d Office	
4 Louise Drive, Sunnyvale, CA 94087	, , , , , , , , , , , , , , , , , , , ,
	· · · · · · · · · · · · · · · · · · ·

Patent and Trademark Office-U.S. DEPARTMENT OF COMMERCE

Full name of sole or first inventor Gajendra P. SINGH	
Sole or first inventor's signature	Date
Residence 1045 W. Washington Avenue, #9, Sunnyvale, CA 94086	
Citizenshi India	
Post Office 1045 W. Washington Avenue, #9, Sunnyvale, CA 94086	
Full name of second Inventor, if any Joseph I. CHAMDANI	Date
Second Inventor's	Date
Residence 351 Manly Court, Santa Clara, CA 95051	
Citizenshi Indonesta	
Post Office 351 Manly Court, Santa Clara, CA 95051	
Full name of third Inventor, if any Renn RAMAN	11/6/00
Third Inventor's signature	Date
Residence 962, TERRACE DR, LOS ALTOS, CA-940: Citizenshi USA	24
Post Office	
Full name of fourth inventor, if any	
Rabin A. SUGUMAR	Date
Fourth Inventor's signature	
Residence 844 Louise Drive, Sunnyvale, CA 94087	
Citizenshi India	
Post Office 844 Louise Drive, Sunnyvale, CA 94087	

FormPTO-FB-110 (8-83) (Modified)

Full name of sole or first inventor Gajendra P. SINGH	
Sols or first inventor's signature	Date
Residence 1045 W. Washington Avenue, #9, Sunnyvale, CA 94086	
Citizenshl India	
Post Office 1045 W. Washington Avenue, #9, Sunnyvale, CA 94086	
Full name of second inventor, if any Joseph L CHAMDANI	
Second inventor's	Date
Residence 351 Manly Court, Santa Clara, CA 95051	
Citizenshl Indonesia	
Post Office 3S1 Manly Court, Santa Clara, CA 95051	
Full name of third inventor, If any	
Renu RAMAN	Dete
Third inventor's signature	Date
Residence	
Citizenshl	
USA Post Office	
Full name of fourth inventor, if any Rabin A. SUGUMAR	
Fourth inventor's signature	10/24/20
Residence 844 Louise Drive, Sunnyvale, CA 94087	7,50
Citizenshi	
India	

Form PTO-FB-110(8-93) (Modified)

Patent and Trademark Office-U.S. DEPARTMENT OF COMMERCE

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

POWER OF ATTORNEY

Docket No. P5243/03226.049001

Name of Applicant: Address of Applicant:

SUN MICROSYSTEMS, INC.

901 San Antonio Road, MS-PALOI-521

Palo Alto, California 94303

Title:

THREAD SWITCH CIRCUIT DESIGN AND SIGNAL ENCODING FOR

VERTICAL THREADING

Serial No., if Any:

Filed:

TO THE ASSISTANT COMMISSIONER FOR PATENTS

The Assistant Commissioner for Patents Washington, D.C. 20231

Honorable Sir:

I hereby appoint:

Jonathan P. Osha, Reg. No. 33,986; Alan D. Rosenthal, Reg. No. 27,833; Richard A. Fagin, Reg. No. 39,182; David E. Mixon, Reg. No. 43,809; Adenike Adewuya, Reg. No. 42,254; Thomas K. Scherer, Reg. No. 45,079; Scott W. Hejny, Reg. No. 45.882; Y. Renee Alsandor, Reg. No. 45.883; Jeffrey S. Bergman, Reg. No. 45.925, of ROSENTHAL & OSHA L.L.P.; and

Kenneth Olsen, Reg. No. 26,493; Timothy J. Crean, Reg. No. 37,116; Robert S. Hauser, Reg. No. 37,847; Joseph T. FitzGerald, Reg. No. 33,881; Alexander E. Silverman, Reg. No. 37,940; Christine S. Lam, Reg. No. 37,489; Anirma Rakshpal Gupta, Reg. No. 38,275; Sean P. Lewis, Reg. No. 42,798; Michael J. Schallop, Reg. No. 44,319; Bernice B. Chen, Reg. No. 42,403; Kenta Suzue, Reg. No. 45,145; Noreen Krall, Reg. No. 39,734; Richard J. Lutton, Jr., Reg. No. 39,756; Monica Lee, Reg. No. 40,696; Marc D. Foodman, Reg. No. 34,110, and Naren Chaganti, Reg. No. 44,602, of SUN MICROSYSTEMS, INC.

as principal attorneys to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith.

Please direct all future correspondence to:

Jonathan P. Osha

ROSENTHAL & OSHA L.L.P.

700 Louisiana Street, Suite 4550

Houston, Texas 77002

Telephone: (713) 228-8600 Facsimile: (713) 228-8778 By:

Kenneth Olsen, Reg. No. 26,493 Vice President Intellectual Property

Sun Microsystems, Inc.

901 San Antonio Road, M/S PAL01-521

Palo Alto, Ca 94303

OCT 2 3 2000

Dated:

ij

hall hall